Abstract-We present an application specific integrated circuit (ASIC) for high-resolution X-ray spectrometers. The ASIC is designed to read out signals from a pixelated silicon drift detector (SDD). Each hexagonal pixel has an area of 15 mm 2 and an anode capacitance of less than 100 fF. There is no integrated Field Effect transistor (FET) in the pixel, rather, the readout is done by wire-bonding the anodes to the inputs of the ASIC. The ASIC provides 14 channels of low-noise charge amplification, high-order shaping with baseline stabilization, and peak detection with analog memory. The readout is sparse and based on low voltage differential signaling. An interposer provides all the interconnections required to bias and operate the system. The channel dissipates 1.6 mW. The complete 14-pixel unit covers an area of 210 mm 2 , dissipates 12 mW cm 2 , and can be tiled to cover an arbitrarily large detection area. We measured a preliminary resolution of 172 eV at 35 C on the 6 keV peak of a 55 Fe source.
Front-End ASIC for High Resolution X-Ray Spectrometers
I. INTRODUCTION
T HE work discussed here is part of a joint effort between the NASA Marshall Space Flight Center (MSFC) and Brookhaven National Laboratory (BNL) to develop a prototype high-resolution x-ray spectrometer (XRS) able to measure the abundances of light elements fluoresced by ambient radiation. There are two possible uses being explored for this effort. The first application involves mapping the lunar surface from a low-altitude orbiter [1], [2] . The second application is mapping the elemental composition of the surface of Europa [2] , [3] .
A lunar mission requires a detector area of 500 cm , and able to offer an energy resolution better than 170 eV at 2 keV for rates up to few thousand counts s cm in a power budget of 20 mW cm . The Europa application requires a detector area of 10 cm , and able to offer an energy resolution better than 130 eV at 280 eV for rates up to one million of counts s cm in a power budget of 80 mW cm . Detector cooling, not included in the power budget, can be provided in both cases for operations down to 35 C.
The stringent requirements on the detector's area, resolution, rate, and power suggest either using standard silicon diodes with high pixelation (a pixel area of few hundred m ) and bump-bonded front-end electronics, or employing silicon drift detectors (SDDs) [4] , [5] with moderate pixelation (a pixel area of few tens of mm ) and wire-bonded front-end electronics. As discussed in the next Section, the latter solution appears more attractive in terms of resolution, interconnects, and charge sharing.
Other research groups reported promising results in terms of rate and resolution with pixelated SDDs with the input transistor (e.g., junction field effect transistor, JFET) integrated with each pixel [8] - [13] . However, integrating the FET imposes an additional technological challenge, might impose a lower limit in the power dissipation (some mW in the JFET itself), and requires somewhat higher complexity in the front-end electronics and interconnects to achieve the required stability, especially at high count rates [14] - [20] .
We propose an XRS prototype based on a pixelated SDD sensor without an integrated FET. The anodes of the SDD array are directly wire-bonded to the inputs of the low-noise multichannel application specific integrated circuit (ASIC) as presented here.
In Section II we discuss the criteria for choosing the sensor, and in Section III we introduce the detector's architecture. Section IV illustrates the ASIC architecture along with some details of the circuit. Section V reports some preliminary experimental results.
II. CRITERIA FOR SELECTING THE SENSOR
To be compatible with both the lunar and Europa applications the XRS must satisfy the following requirements: area 500 cm , resolution 130 eV at 280 eV, and rate 1 Mcps/cm , with a power budget of 20 mW/cm . An advantage for both cases is that the XRS can be operated at temperatures down to 35 C.
Assuming that a silicon sensor is chosen, the requirement of a 130 eV resolution at 280 eV translates into a minimum electronic resolution of 15 electrons rms, including the noise from the pixel leakage current and the charge amplifier's continuous reset. This is illustrated in Fig. 1 where the total FWHM is simulated as function of the x-ray energy, assuming an equivalent noise charge (ENC) of 15 electrons. For example, for a pixel of 10 mm the peaking time should not exceed 1 s.
We analyzed two solutions, the first based on standard Si pixels, as shown in Fig. 2(a) , and the second based on SDD pixels [ Fig. 2(b) ].
We can now evaluate the achievable ENC as a function of the pixel area using the techniques discussed in [21] . We assume a typical leakage current of 1 nA/cm at room temperature, with a reduction of about a factor 2 every 9 C [22] , and an available power of 20 mW/cm , and we reserve 200 W to each channel for signal processing (shaping, peak detection); the rest of the power is available for the input MOSFET branch of the charge amplifier. We assume operation at 35 C, and a capacitance of about 320 fF/mm and 60 fF/mm, respectively, for the area and fringe of the standard pixel (these values were obtained from a field-solving based simulator, assuming a Si thickness of 300 m), and of about 90 fF for the anode of the SDD pixel. Finally, we assume an interconnect capacitance of 100 fF, which encompasses the ASIC bond pad, and the bump-bond or wire-bond connection from the ASIC to the pixel.
In Fig. 3 , the achievable ENC is plotted as function of the pixel area for the two cases in Fig. 2 along with the contributions from series-and parallel-noise. For this comparison, we assumed a p-channel input MOSFET with 0.36 m in the CMOS 0.25 m technology from TSMC [21] . For each pixel area we calculated the leakage current and associated shot noise, and the amount of power (i.e., current) available to the input MOSFET. Then we calculated, for that power, the width W of the input MOSFET and the peaking time that minimize the ENC. A minimum can be observed in both curves, much broader and lower for the SDD pixels. The rapid increase at small areas is due to the increase in series noise, associated to the limited power budget to the input MOSFET. The increase at large areas is evident for standard pixels, mainly dominated by the increase in capacitance, and more much contained for SDD pixels, since the increase in leakage current is less rapid than the corresponding decrease in series noise. This comparison shows that the required resolution can be more easily achieved with SDD pixels, also offering a much broader selection of pixel areas. Other advantages are the charge sharing that decreases in a first approximation with the square root of the pixel area [6] , [7] , and the interconnect requirements, which due to the 0.65 mm pixel area of standard pixels, would require either a low-loss interposer or bump bonding. The drawbacks of the SDD solution might be considered the higher complexity of the sensor and the additional supplies needed for the sensor on the pixelated side.
Consequently, we selected the SDD solution, with single pixel area of 16 mm and an optimum peaking time of about 620 ns. We note that the optimum peaking time also satisfies the rate constraint (1). The corresponding power available to the ASIC input MOSFET branch is 2.8 mW. However the additional power required for voltage regulation, for the ASIC's common circuitry, and for biasing of the pixel spiral must be taken into account. Accordingly, in this version of the ASIC we limited the MOSFET power to about 0.5 mW, and dedicated more power to signal processing, thereby guaranteeing an overall high performance. In a next version, our choices might be revised. We note that for a standard pixel, which has an optimum area of about 0.65 mm , the corresponding optimum peaking time would exceed 30 s, which is a factor of two higher than the value required by (1).
III. DETECTOR'S ARCHITECTURE
The sensor is composed of hexagonal SDD pixels, each 16 mm in area (see Fig. 4 ). Each pixel behaves like an independent, small n-type drift detector with a central collecting anode. The drift field, parallel to the sensor's surface, is generated using a spiral geometry similar to that proposed in [23] and [24] ; details on the sensor are given in [25] . The entrance side typically is biased at 80 V, the outer ring, common to all pixels, is biased at 120 V, while the inner ring is biased at 0 V. The virtual ground of the front-end electronics, around 2 V, provides the final gradient for collecting the charge. Fig. 5(a) shows the layout of a unit of 14 SDD pixels, having a total area of 224 mm . The anode of each SDD pixel is located at the center of the pixel and has a diameter around 200 m (Fig. 4) . The pixelated side of the unit is attached to one side of an interposer with a 2 mm hole in correspondence with each anode. There is a 14-channel ASIC on the other side of the interposer. Each anode is wire-bonded through the holes to one input of the 14 channels of the ASIC, as shown in Fig. 5(b) . Through the same holes the inner ring of the pixel is wire-bonded to the line that provides (depicted by the small dot near each hole in Fig. 5(b) . One additional hole, in the upper left, provides the wire bond for . A single wire bond on the detector side provides the supply to the entrance side. The assembly steps consist of populating the ASIC side, wire bonding all ASIC pads except for the inputs, aligning and gluing the sensor, and finally wire bonding the anodes, and lines. The resulting 14-element SDD-ASIC unit can be tiled to cover an arbitrarily large sensitive area. Since the ASIC dissipates about 25 mW, this represents 25 mW/224 mm 11 mW/cm , a value within the requirement for the application.
The electrons generated by the ionizing event are collected by the anode and read out by the ASIC that performs low-noise charge amplification, filtering, discrimination, peak detection with analog memory, and sparse readout. In the next Section, we describe the architecture of the ASIC. Fig. 6 is a block diagram illustrating the architecture of the ASIC. The ASIC implements 14 front-end channels, multiplexers, common bias circuitry, registers, DACs, and control and readout logic.
IV. ARCHITECTURE OF THE ASIC
The charge amplifier is a dual-stage one with compensated adaptive continuous reset, similar to that described in [26] and [27] , providing a total charge-gain adjustable to either 1024 or one third of that value. The first stage provides a charge gain of 32, and the second one a gain of 32 or 32/3, depending on the setting of a register. As shown in Fig. 7 , an innovative aspect of this realization is the use of the MOSFETs and times its replica ( xN ) in the first charge gain stage, in place of capacitors. It can be easily verified that the non-linearity from , which has a capacitance of about 20 fF, is canceled by the compensation effect from its scaled replica. Standard metal-insulator-metal capacitors available in commercial CMOS technologies would have limited the minimum values to 25-30 fF. Capacitors realized using the parasitic capacitance between standard metal layers would have required a larger area.
The amplifier input MOSFET operates with a drain current of 200 A and it is optimized for an input capacitance of 200 fF [21] . The dual-stage charge amplifier is followed by a 5 order shaper (SA) [28] with gain 3.3 mV/fC, a peaking time adjustable to 0.5 s, 1 s, 2 s, and 4 s, and an output baseline stabilized with a band-gap-referenced Baseline Holder (BL) circuit [29] . The overall channel gain can be adjusted to either 3.3 V/fC or 1.1 V/fC, thus covering an energy range up to 13 keV and 39 keV, respectively.
A low-hysteresis comparator with multiple-firing suppression [30] discriminates events, with a threshold controlled by a 10-bit DAC common to all channels, and a 3-bit DAC in each channel for equalization. The above-threshold events are processed by a multi-phase peak detector (PD) with an analog memory [30] , [31] . A flag (FLG), released after a first peak is found, indicates that one (or more) successful acquisition is ready to be read out. At each clock (CLK) the peak amplitude (PDO) and the address (ADR) of all the events above threshold are made sequentially available at the dedicated outputs, thus providing sparsification. The readout process uses of both CMOS logic levels and Low Voltage Differential Signaling (LVDS). Additional functions include channel mask, channel test capacitor, on-chip test pulse generator with its amplitude controlled by a 10-bit DAC, monitor of channel shaper outputs and DAC voltages, and an optional function that disables the acquisition either when the first pulse crosses threshold, or at the first pulse peak.
Each channel also implements a pixel leakage current measurement circuit. The leakage current, multiplied by the gain of the charge amplifier, is absorbed by the BLH to maintain the output baseline at a constant voltage. A current source, controlled by the BLH and proportional to the leakage current, is converted into a voltage and it is made available by multiplexing through the analog monitor. The gain of this leakage current measurement circuit is about 1 mV/pA.
V. PRELIMINARY EXPERIMENTAL RESULTS
Our characterization of the ASIC brought into evidence a major issue with the ASIC layout. We found a parasitic capacitance of about 4 fF between the gate and drain/source nodes of the feedback MOSFET shown in Fig. 7 . It resulted in a gain about 20% lower than the design value, a mismatch in the pole-zero cancellation, a noise somewhat larger than expected, and a gain dependent on the leakage current, with consequent large dispersion of gain. The issue will be addressed in a revision; here we report the experimental results from the current version, although limited by this problem. Fig. 8 shows the simulated (lines) and measured (symbols) ENC as function of the peaking time for one channel. The blue triangles and red circles represent measurements taken with the rms voltmeter connected to the analog monitor of the channel. The black diamonds signify measurements from a test pulse set at 0.3 fC (6.75 keV). All measurements were done at 35 C. The blue triangles correspond to the case where the sensor was not connected to the input and with the internal 1.6 pA input current generator enabled. The blue line is the corresponding simulation; the difference between them is mainly due to the lower gain, with consequent increase of the contribution from the shaper.
The red circles correspond to the case with the sensor connected to the input and biased. The internal 1.6 pA input current generator is disabled. A leakage current of about 2.6 pA was extracted, and directly confirmed by measurements using the leakage current measurement circuit. The red line is the corresponding simulation, shown in Fig. 8 with the dominant noise contributions, viz., charge amplifier, leakage current (this includes the reset current), and shaper. In correspondence with the input capacitive load only the contribution from the charge amplifier increases, while the shaper's contribution remains the same (assuming a negligible drop in the gain with the input capacitive load).
The black diamonds are measurements acquired using the complete signal processing chain, i.e., encompassing the discriminator, peak detector, and multiplexing as described in the previous Section. The additional noise contribution is mainly related to the increase in current through the reset MOSFET during the discharge of the feedback capacitor after an event; it depends on the injected charge (i.e., the energy of the event) and peaking time [26] . In this case, the increase is of the order of 5.5 e rms at 0.3 fC (6.75 keV) at 1 s peaking time, although it is expected to be negligible at the few hundred eV spectral lines. Fig. 9 illustrates the ENC versus injected charge (energy equivalent in Si), measured using the test pulse at 0.5-s peaking time. The increase appears negligible when compared with the statistical fluctuations in the charge generated by the ionizing events, also depicted in Fig. 9 . It can be seen that, due to the discussed 20% deficit in gain, a charge corresponding to 16 keV could be injected, despite the design limit, at this gain setting, being just above 13 keV. An integral linearity error below 0.4% was measured over the entire signal range of 2V. Fig. 10 shows the spectrum from an uncollimated Fe source, measured at 35 C, using the whole system with a peaking time of 1 s, and a rate of 20 kcps. A resolution of 173 eV at 6 keV is observed, corresponding to 20.5 e . The contribution from the electronics is about 14.3 e , while Fano (0.11) contributes 13.4 e . The residual 6.0 e , related to the sensor, still is being investigated. Fig. 10 also illustrates a peak to background ratio of about 300 that was largely limited by charge sharing between the SDD pixels. Fig. 11(a) shows the spectra of Fe at different rates ranging from 20 kcps up to 400 kcps, measured with a peaking time of 0.5 s. There is considerable degradation at 400 kcps. Fig. 11(b) shows the corresponding FWHM for 0.5 s and 1 s peaking time. These measurements are affected by the poor pole-zero cancellation and are expected to improve in a revision. We note that, given the pixel area of 16 mm , the requirement of 1 Mcps/cm translates into about 150 kcps/pixel. At this rate, a resolution on the order of 170 eV at 6 keV appears achievable in a revision.
VI. CONCLUSIONS AND FUTURE WORK
An ASIC for high-resolution X-ray spectrometers has been presented. The ASIC is designed to read out signals from a pixelated silicon drift detector. The current prototype, cooled at 35 C, provides resolutions of 173 eV and 200 eV at 6 keV at pixel rates of 20 kcps and 150 kcps respectively. The results achieved in this first stage of the development appear promising for the considered applications. Further characterization of the system at low x-ray energies is in progress and the results will be reported elsewhere. A revision of the ASIC design will be considered to cover some margins of improvement in signal and noise performance. 
